environment. This method offers high security compared to the ancient cryptographic systems. To the best of our knowledge, this is the first research paper in realizing the AES with quantum key in FPGA.
Introduction
One of the major problems that are faced in today's world of communication is lack of security. The problem of confidentiality, authenticity and anonymity have been studied extensively in cryptography, and the notion of provable security is the foundation for most of the modern cryptographic research. Recently NIST announced that AES is best option [1] for securing the data than any other security algorithms. The strength of cryptographic algorithm depends on its key. Although it is assumed that no one has cracked the strongest encryption keys used in commerce and government; there is no guarantee that these keys, based on factoring large numbers, will be secure forever. Due to current advancement in cryptography, there are most efficient techniques available nowadays. One such technique is Quantum cryptography. The main advantage of Quantum cryptography over other traditional methods is that the exchange of information can kept be secure in a very strong sense. Even when assuming speculative eavesdroppers with unlimited computing power, the laws of physics guarantee that the secret key exchange will be secure. Several architectures have been proposed to implement the AES algorithm by different authors given in [2] . A new and different foundation for cryptography through the uncertainty of quantum physics was found in [3] . Quantum coding has been used in association with Public key cryptographic techniques to get several schemes for unforgettable subway tokens. Instead of an ordinary channel, a quantum channel is set up which does not permit any eavesdropping. Even in the presence of active eavesdropping, the two parties can still distribute key securely.
Simulation of quantum cryptography over JAVA platform and a DNA based algorithm for secure communication is designed [4] . Their system can guard against man in the middle attack, eavesdropping, spoofing, and packet sniffing and replay attack. This is because the fundamentals of QC are based on the laws of physics; thus the eavesdropper would be unable to generate the exact replica of the photons exchanged between the communicating parties as well as record the stream of photons exchanged between them. However their system needs research on overcoming distance limitations and protection against denial of service attack and to devise cost effective methods for generation, polarization, transmission of photons and retaining their polarizations over long distance.
Research in quantum cryptography is carried out and the quantum key distribution protocols are discussed in high length [5] . Her work focuses on quantum cryptography which uses quantum key distribution which uses basic quantum properties to detect eavesdroppers in one of the two ways: either by relying on the Heisenberg Uncertainty Principle or by the violation of Bell's Inequalities in entanglement based schemes.
Cryptography and its various methods are being elaborately discussed in [6] . This book gives an overview of cryptography and network security.
Quantum key distribution is the most matured application of quantum communication [7] . Here they introduce a TDC (time to digital converters) based on FPGA. High precision TDC can effectively reduce the system timing jitter, resulting in lower quantum bit error rate (QBER) and higher key rate.
Implementation of a high-speed and low power encryption algorithm with high throughput for encrypting the image is been carried out in [8] . Here they have selected a highly secured symmetric key encryption algorithm in order to increase throughput and speed using pipelining of four stages and also for reducing power consumption using resource sharing, pipelining and signal gating.
The overview of existing methods is given in table 1. [9] FPGA technologies are discussed in detail including its properties and also the advantages of FPGA in cryptographic applications.
[4]
Quantum key distribution is discussed in high length. And DNA based algorithm is used for secure communication [5] Discusses about Quantum Key distribution protocols.
[7]
Discusses quantum key distribution as the most matured application of quantum communication. Here they introduce a TDC (time to digital converters) based on FPGA.
Implementation Of Proposed Quantum Key Based Aes Algorithm
Quantum key distribution is a key establishment protocol which creates symmetric key material by using quantum properties of light which is capable of transferring information from sender to receiver in a manner through which the indisputable results of quantum mechanics will highlight any eavesdropping by an opponent. This can be used to derive a key which can be used to encrypt plaintext using a one-time pad encryption.
By keeping these security reasons in mind, quantum phenomena supporting quantum key distribution protocol is explored widely and thus security is based on the "laws of physics" becomes a reality.
Quantum communication involves encoding information in quantum states or qubits as opposed to classical communication's use of bits. Usually photons are used for these quantum states.
BB84 Protocol
BB84 protocol [10] [11] [12] [13] is named after its inventors Charles H. Bennett and Gilles Brassard, and was originally explained using photon polarization states to transmit information. Any two pairs of conjugate states can be used for this protocol. The sender and receiver are connected through quantum communication channels which transmit quantum states. In case of photons, this channel is simply an optical fiber or free space.
The first step in BB84 is quantum transmission. A creates a random bit (0 or 1) and then selects one of the two bases (rectilinear or diagonal in this case) to transmit it in. It then prepares a photon polarization state depending both the bit value and basis, as shown in the table 2. So for example '0' is encoded in the rectilinear basis (+) as a vertical polarization state and '1' is encoded in the diagonal basis (x) as a 135° state. It then transmits a single photon in the state specified to B, using the quantum channel. This process is then repeated from the random bit stage by recording the state, basis and time of each photon sent.
According to quantum mechanics, none of the possible measurement distinguishes between the 4 different polarization states shown in table 2, as they are not all orthogonal. The only possible measurement is between any two orthogonal states. So, for example, measuring in the rectilinear basis gives a result of horizontal or vertical. If the photon was created as horizontal or vertical then this measures the correct state, but if it was created as 45° or 135°, then the rectilinear measurement instead returns either horizontal or vertical at random. Furthermore, after this measurement the photon is polarized in the state it was measured in (horizontal or vertical), with all information about its initial polarization lost. Now receiver B does not know the basis of the photons that were encoded in, all he can do is to select a basis at random to measure in, either rectilinear or diagonal. He does this for each photon he receives, recording the time, measurement basis used and measurement result. After B has measured all the photons, he communicates with sender A over the public classical channel. A, then broadcasts the basis each photon was sent in, and B, the basis each was measured in. They both discard photon measurements (bits) where B used a different basis, which is half on average, leaving half the bits as a shared key. Table 3 shows that how the exchange of key is happening in QC. If a third party (usually referred to as 'eavesdropper') has gained any information about the photons' polarization, this introduces errors in B's measurements.
The key generated will be in the form of zeroes and ones, random bit depending upon the direction of flow of the photons.
Authentication
This protocol [14] uses the classical as well as quantum cryptographic protocols. The different steps for mutual authentication between A and B are,
Step 1: If A wants to communicate with B, initially A and B send their unique identity to authentication server through public channel.
Step
2: Once it verifies their identities, the authentication server (AS) produce a random stream of basis and sends it to A and B. Step 3: The AS then simulates a random stream of photons and pass it to A and its complement to B. Step 4: "A" then sends a portion of received photons to B, and B checks for its complement bits.
Step 5: Once the verification completed, B repeats the same procedure but sends a separate stream of photons. The key that is generated as per BB84 protocol is then passed as the cipher key into the AES encryption and decryption block. The flow is shown in figure 1 for encryption and decryption respectively. Here AES of 128 bit length is used. Since the algorithm is of 128 bit, the key generated will be also of 128 bit. Each character of a message produces 24 bits; a total of 120 bits is used for message, the rest 8bits go on for padding. The padding is either divided into 4 bits in forward primer or 4bits of reverse primer, defined by user. The message is then carefully transmitted through a channel and then received by the receiver. The receiver decodes the message and the original data for the coded text is obtained.
Results And Discussions
The throughput, area consumption and efficiency are the most important parameters in evaluating the performance of the implementation. The proposed architecture is prototyped in Xilinx Virtex 7vx330tffg1157-2 device. The proposed concept was coded using VHDL and simulated using ISE Simulator. The synthesis reports were taken using Xilinx 14.4.
Simulation Results

A. Simulation of basic AES
Initially the basic AES encryption and decryption was simulated and tested with NIST test inputs to validate the encrypted and decrypted data. The basic 128-bit AES code was written using VHDL and simulated.
The basic AES encryption and decryption outputs were shown in figure 2 . The key size considered here is 128 bits. The input plaintext given for AES encryption is 00112233445566778899aabbccddeeff. The ciphertext obtained is 69c4e0d86a7b0430d8cdb78070b4c55a. Decryption being the inverse process of encryption, the input text here is output obtained from the encryption block, which is: 69c4e0d86a7b0430d8cdb78070b4c55a. After the decryption, the original plaintext was obtained which is shown in figure 3. 
B. Simulation of AES algorithm using quantum key
Here the key given to AEs algorithm is obtained from quantum concept. The first step is the generation of quantum key. As discussed in chapter 2, BB84 protocol plays an important role in generating the quantum key. The key consists of randomly generated bits of zeroes and ones based on quantum transmission. In figure 4 , it shows that at the clock event the corresponding key in single bit is generated. Here 'a' is assigned as '1' and b is assigned as '0'. The quantum key thus generated is passed to the AES encryption stage. The key is of size 128 bits. If the key size is of 128 bits, the algorithm performs 10 rounds of encryption and decryption. The plaintext passed here is: 00112233445566778899aabbccddeeff. The quantum key is assigned as 'q_key'. The ciphertext obtained is given in figure 5 . The figure 6 demonstrates the AES decryption process. The output obtained in the encryption stage is passed as the input here along with the quantum key generated. The initial plaintext is obtained after the decryption process. 
Synthesis And Power Reports
A. Synthesis results and performance analysis
The synthesis results after the place and route of the implemented architecture on the Xilinx Virtex-VII FPGA was detailed in Table 4 . Herein, the maximum frequency and the hardware resource's consumption in terms of slices were specified. The results demonstrate that the proposed architecture can be easy and efficiently implemented on FPGA technologies. Indeed, our implementation on a Xilinx Virtex-VII device uses only 6803 CLB-Slices under the maximum frequency of 50.15 MHz.
To evaluate the performance of the proposed hardware implementation, the throughput rate and efficiency metrics are used. In our case, the throughput rate (defined as the number of bits per unit of time) and the efficiency is defined as number throughput per area. Therefore the throughput and efficiency of our proposed architecture are 6.4 Gbps and 0.94 Mbps for basic AES. The throughput can be increased using pipelining and parallel processing concept. From the table, it is observed that AES with Quantum key consumes more slices than traditional AES algorithm. This is due to the complexity involved to generate the key using quantum concept. Since the basics of Quantum Cryptography is based on law of physics, the intruder could not able to get the exact photons transmitted between two people and hence the of AES with quantum key is higher than traditional AES algorithm.
The power obtained for the proposed architecture using Xilinx XPower Analyzer is 143 mW.
Conclusion
In this research work, a quantum key of 128 bit is generated and it is passed on as key to the AES encryption and decryption. From the analysis it has been proved that AES with quantum key has higher throughput and security than traditional AES. Hence conclusion can be wrapped up stating that quantum key is better not only in terms of security but also uses less power and gives high speed execution.
